

Inelastic Electron Tunneling Spectroscopy for Measuring Microscopic Bonding Structures, Impurities, and Traps

T.P. Ma

Yale University

Acknowledgments:


Wei He

Miaomiao Wang



Inelastic Electron Tunneling Spectroscopy

An Inelastic Tunneling Event at $E=eV = h\nu$ Causes

- (a) I - V to increase slope;
- (b) a step in dI/dV ;
- (c) a peak in d^2I/dV^2



Various Inelastic Modes in the Barrier (Left) May Be Reflected in IETS (Bottom Right)






IETS probes phonons, bonding vibrations, impurities, and Traps



Interactions Detectable by IETS

- **Substrate Silicon Phonons**
- **Gate Electrode Phonons**
- **Dielectric Vibrations (Phonons)**
- **Impurity Bonding Vibrations**
- **Trap States**


IETS Spectrum of SiO₂/Si



Si phonons and SiO₂ vibration modes




Si phonons





- 21 mV: Si TA mode
- 44 mV: Si LA mode
- 53 mV: Si LO mode
- 59 mV: Si TO mode

SiO₂ vibrations



- 63 mV: Si-O LO1 mode (Rocking)
- 144 mV: Si-O AS1 mode (Asymmetric Stretch)
- 150 mV: Si-O AS2 mode (Asymmetric Stretch)
- 155 mV: Si-O LO3 mode (Symmetric Stretch)
- 165 mV: P-O mode




IETS can detect structure changes caused by different processing conditions.


(a) SiO₂/Si without HF vapor pre oxidation cleaning

(b) SiO₂/Si with the HF vapor pre oxidation cleaning


Electrical Stress Alters the Si-O Modes But Leaves the Si Phonons Unchanged



IETS of Thermal SiO_2/Si and CVD $\text{Si}_3\text{N}_4/\text{Si}$



IETS of Al/HfO₂/Si



Remote Phonon Scattering

JOURNAL OF APPLIED PHYSICS

VOLUME 90, NUMBER 9

1 NOVEMBER 2001


Effective electron mobility in Si inversion layers in metal–oxide–semiconductor systems with a high- κ insulator: The role of remote phonon scattering

Massimo V. Fischetti,^{a)} Deborah A. Neumayer, and Eduard A. Cartier
*IBM Research Division, Thomas J. Watson Research Center, P.O. Box 218, Yorktown Heights,
New York 10598*

(Received 18 June 2001; accepted for publication 26 July 2001)


The high dielectric constant of insulators currently investigated as alternatives to SiO₂ in metal–oxide–semiconductor structures is due to their large ionic polarizability. This is usually accompanied by the presence of soft optical phonons. We show that the long-range dipole field associated with the interface excitations resulting from these modes and from their coupling with surface plasmons, while small in the case of SiO₂, for most high- κ materials causes a reduction of the effective electron mobility in the inversion layer of the Si substrate. We study the dispersion of the interfacial coupled phonon-plasmon modes, their electron-scattering strength, and their effect on the electron mobility for Si-gate structures employing films of SiO₂, Al₂O₃, AlN, ZrO₂, HfO₂, and ZrSiO₄ for “SiO₂-equivalent” thicknesses ranging from 5 to 0.5 nm. © 2001 American Institute of Physics. [DOI: 10.1063/1.1405826]

IETS Signals of HfO₂/Si



**Lower energy peaks are Si and HfO₂ phonons;
Higher energy peaks are Si-O and SiO-Hf phonons**

IETS sensitive to process variations for Al/HfO₂/Si structure



**~15Å HfO₂
N₂ 600C 3mins**


**~10Å HfO₂
N₂ 600C 3mins + WV 600C 2min**

Thermal Oxide Reference

IETS sensitive to process variations for Al/HfO₂/Si structure




- Hf-O peaks stronger with increasing PDA temperature
- More HfO₂ crystallization at higher temperatures.



IETS sensitive to process variations for Al/HfO₂/Si structure (1)



Post-deposition annealing: Furnace vs. RTA




Bias Polarity Dependence




IETS preferentially probes sites near the positively biased electrode

Forward Bias
Gate Positive




Reverse Bias
Gate Negative



Bias Polarity Dependence of IETS


- Significantly different microstructures near Al-HfO₂ interface and Si-HfO₂ interface.
- HfO₂/Si interface is more SiO₂-like.
- HfO₂/Al interface is more HfO₂-like.






Voltage Stress Induced Effect


Features at 0.07V and 0.16V indicate trap assisted tunneling.




Voltage Stress Induced Effect (Reverse Bias)



Trap Related Effect from IETS




IETS Reveals Stress-Induced Traps




IETS has high sensitivity in detecting traps.

Strong Trap Assisted Tunneling Effect Revealed by IETS



Forward-bias trap features are stronger than reverse-bias ones, due to asymmetry of the barrier.

Determining Trap Energy and its Physical Location from Forward and Reverse IETS




x_t is the physical location of the trap (assume total physical thickness is x_0).
 eV_t is the trap energy above the Fermi level (at zero bias).
 V_f is the forward bias voltage required for the Fermi level to reach the trap.
 V_r is the reverse bias voltage required for the Fermi level to reach the trap.

Assume non-uniform dielectric constant: $\epsilon = \epsilon(x)$.

$$\begin{aligned}
 V_t &= V_f V_r / (V_f + V_r) \\
 d_t &= d_0 V_f / (V_f + V_r) \quad \text{where } d_0 = \int_0^{x_0} dx / \epsilon(x), \quad d_t = \int_0^{x_t} dx / \epsilon(x)
 \end{aligned}$$

Trap Energy and its Physical Location for a Particular Trap






The EOT of the dielectric is $\sim 2.5 \text{ nm}$.




The trap is located $\sim 0.9 \text{ nm}$ from the dielectric/Si interface

IETS of Gate Stacks on GaAs and InGaAs

Al/Al₂O₃-TiO₂/GaAs



Traps: p-GaAs vs. n-GaAs




p-GaAs MOS:

1. Traps Near Al/TiO₂ (10% · d₀)
2. May be related to Al₂O₃ formation at Al/TiO₂

n-GaAs MOS:

1. Pt is used to eliminate traps at metal/TiO₂.
2. More trap features appear across the spectrum.
3. Attributable to GaAs interface traps



interface traps in upper half of GaAs band gap





XPS Study Indicates Crucial Effect of Ga_2O_3

XPS Data vs C-V Data: Ga_2O_3 Degrades Interface Quality

Hinkle et al., APL **94**, 162101 (2009)




With
 Ga_2O_3





Without
 Ga_2O_3

I_d and G_m Improve with Ga_2O_3 Removed




In_{0.53}Ga_{0.47}As MOS C-V characteristics




IETS spectra of $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ MOS


Gate negatively biased




Gate positively biased



Huge trap features in $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ MOS





Trap location/energy analysis




- Interface traps start to appear at $\sim 0.2\text{eV}$ above $E_F(VG=0) \sim E_v$ of p-type In_{0.53}Ga_{0.47}As
- Density of interface traps greatly increases above mid-gap.


Effect of H₂ During Al₂O₃ Deposition




Without
H₂



With
H₂



Effect of H₂ During Al₂O₃ Deposition



Without H₂

With H₂

Major difference is Ga₂O₃

Summary



- **IETS reveals phonons, bonding vibrations, and defects in ultra-thin gate stacks.**
- **IETS probes preferentially near the positive electrode.**
- **Traps in gate stack exhibit distinct IETS signatures.**
- **Trap energy and its physical location can be determined from forward and reverse-biased IETS spectrum.**
- **IETS can be a valuable tool for studying new gate stacks such as those on InGaAs.**