Inelastic Electron Tunneling Spectroscopy for Measuring Microscopic Bonding Structures, Impurities, and Traps

> T.P. Ma Yale University

Acknowledgments:

Wei He Miaomiao Wang



### Various Inelastic Modes in the Barrier (Left) May Be Reflected in IETS (Bottom Right)



**IETS** probes phonons, bonding vibrations, impurities, and Traps



# **Interactions Detectable by IETS**

- Substrate Silicon Phonons
- Gate Electrode Phonons
- Dielectric Vibrations (Phonons)
- Impurity Bonding Vibrations
- Trap States

# **IETS Spectrum of SiO<sub>2</sub>/Si**



#### Si phonons and SiO<sub>2</sub> vibration modes SiO<sub>2</sub> vibrations Si phonons ETS (Arbitrary Units) 155 59 144 44 63 53 21 150 165 0.135 0.140 0.145 0.150 0.155 0.160 0.165 0.170 0.02 0.04 0.05 0.06 0.07 0.01 0.03 Voltage (V) Voltage (V)

21 mV: Si TA mode 44 mV: Si LA mode 53 mV: Si LO mode 59 mV: Si TO mode 63 mV: Si-O LO1 mode (Rocking)
144 mV: Si-O AS1 mode (Asymmetric Stretch)
150 mV: Si-O AS2 mode (Asymmetric Stretch)
155 mV: Si-O LO3 mode (Symmetric Stretch)
165 mV: P-O mode



### **Electrical Stress Alters the Si-O Modes But Leaves the Si Phonons Unchanged**





# **IETS of Al/HfO<sub>2</sub>/Si**





# **Remote Phonon Scattering**

JOURNAL OF APPLIED PHYSICS

VOLUME 90, NUMBER 9

1 NOVEMBER 2001

1

#### Effective electron mobility in Si inversion layers in metal–oxide–semiconductor systems with a high-κ insulator: The role of remote phonon scattering

Massimo V. Fischetti,<sup>a)</sup> Deborah A. Neumayer, and Eduard A. Cartier IBM Research Division, Thomas J. Watson Research Center, P.O. Box 218, Yorktown Heights, New York 10598

(Received 18 June 2001; accepted for publication 26 July 2001)

The high dielectric constant of insulators currently investigated as alternatives to SiO<sub>2</sub> in metal– oxide–semiconductor structures is due to their large ionic polarizability. This is usually accompanied by the presence of soft optical phonons. We show that the long-range dipole field associated with the interface excitations resulting from these modes and from their coupling with surface plasmons, while small in the case of SiO<sub>2</sub>, for most high- $\kappa$  materials causes a reduction of the effective electron mobility in the inversion layer of the Si substrate. We study the dispersion of the interfacial coupled phonon-plasmon modes, their electron-scattering strength, and their effect on the electron mobility for Si-gate structures employing films of SiO<sub>2</sub>, Al<sub>2</sub>O<sub>3</sub>, AlN, ZrO<sub>2</sub>, HfO<sub>2</sub>, and ZrSiO<sub>4</sub> for "SiO<sub>2</sub>-equivalent" thicknesses ranging from 5 to 0.5 nm. © 2001 American Institute of *Physics*. [DOI: 10.1063/1.1405826]

### **IETS Signals of HfO<sub>2</sub>/Si**



Lower energy peaks are Si and HfO<sub>2</sub> phonons; Higher energy peaks are Si-O and SiO-Hf phonons



### **IETS sensitive to process variations** for Al/HfO<sub>2</sub>/Si structure





## **IETS sensitive to process variations** for Al/HfO<sub>2</sub>/Si structure



- Hf-O peaks stronger with increasing PDA temperature
- More HfO<sub>2</sub> crystallization at higher temperatures.



### IETS sensitive to process variations for AI/HfO<sub>2</sub>/Si structure (1)

Post-deposition annealing: Furnace vs. RTA



# **Bias Polarity Dependence**



IETS preferentially probes sites near the positively biased electrode





# **Bias Polarity Dependence of IETS**

- •Significantly different microstructures
  - near Al-HfO<sub>2</sub> interface and Si-HfO<sub>2</sub> interface.
- HfO<sub>2</sub>/Si interface is more SiO<sub>2</sub>-like.
- HfO<sub>2</sub>/Al interface is more HfO<sub>2</sub>-like.



#### **Voltage Stress Induced Effect**



#### Features at 0.07V and 0.16V indicate trap assisted tunneling.



### Voltage Stress Induced Effect (Reverse Bias)

אזר ותמ ים ים

LUX ET VER



COLOR DI DI LI









#### Strong Trap Assisted Tunneling Effect Revealed by IETS



Forward-bias trap features are stronger than reversebias ones, due to asymmetry of the barrier.

# Determining Trap Energy and its Physical Location from Forward and Reverse IETS



 $x_t$  is the physical location of the trap (assume total physical thickness is  $x_0$ ). eV<sub>t</sub> is the trap energy above the Fermi level (at zero bias).

 $V_f$  is the forward bias voltage required for the Fermi level to reach the trap.

 $V_r$  is the reverse bias voltage required for the Fermi level to reach the trap.

Assume non-uniform dielectric constant:  $\varepsilon = \varepsilon(x)$ .

$$\begin{array}{l} V_t = V_f V_r / (V_f + V_r) \\ d_t = d_0 V_f / (V_f + V_r) \end{array} \quad \text{where } d_0 = \int_0^{x_0} dx / \varepsilon(x) \, d_t = \int_0^{x_t} dx / \varepsilon(x) \, d_t = \int_0^{x_t} dx / \varepsilon(x) \, d_t \, d_t$$



IETS of Gate Stacks on GaAs and InGaAs Al/Al2O3-TiO2/GaAs



# Traps: p-GaAs vs. n-GaAs



#### p-GaAs MOS:

- 1. Traps Near Al/TiO<sub>2</sub> (10%  $\cdot$  d<sub>0</sub>)
- 2. May be related to  $Al_2O_3$  formation at  $Al/TiO_2$

#### n-GaAs MOS:

- 1. Pt is used to eliminate traps at metal/TiO<sub>2</sub>.
- 2. More trap features appear across the spectrum.
- 3. Attributable to GaAs interface traps

interface traps in upper half of GaAs band gap

#### XPS Study Indicates Crucial Effect of $Ga_2O_3$ XPS Data *vs* C-V Data: $Ga_2O_3$ Degrades Interface Quality

Hinkle et al., APL 94, 162101 (2009)



# $I_d$ and $G_m$ Improve with $Ga_2O_3$ Removed



# In<sub>0.53</sub>Ga<sub>0.47</sub>As MOS C-V characteristics



# IETS spectra of In<sub>0.53</sub>Ga<sub>0.47</sub>As MOS



# Huge trap features in In<sub>0.53</sub>Ga<sub>0.47</sub>As MOS



# Trap location/energy analysis



In<sub>0.53</sub>Ga<sub>0.47</sub>As Al<sub>2</sub>O<sub>3</sub>-TiO<sub>2</sub> metal

- Interface traps start to appear at ~0.2eV above E<sub>F</sub>(VG=0)~E<sub>v</sub> of p-type In<sub>0.53</sub>Ga<sub>0.47</sub>As
- Density of interface traps greatly increases above mid-gap.

# Effect of H<sub>2</sub> During Al<sub>2</sub>O<sub>3</sub> Deposition



# Effect of H<sub>2</sub> During Al<sub>2</sub>O<sub>3</sub> Deposition



# **Summary**



- IETS reveals phonons, bonding vibrations, and defects in ultra-thin gate stacks.
- IETS probes preferentially near the positive electrode.
- Traps in gate stack exhibit distinct IETS signatures.
- Trap energy and its physical location can be determined from forward and reverse-biased IETS spectrum.
- IETS can be a valuable tool for studying new gate stacks such as those on InGaAs.